An Implementation of Configurable and Small- Area AES IP Core Oriented Avalon Bus

DOI

10.2991/aiie-15.2015.49How to use a DOI?

Keywords

AES; configurable; SoC; Avalon

Abstract

The Advanced Encryption Standard (AES) issued by the National Institute of Standards and Technology in 2001 has become the new widely-used symmetric block cipher standard. A lot of efforts have been made on the various hardware implementations of the AES algorithm. Some focus on achieving low-cost constructions, while others focus on designing high throughput. Given the specific requirement of wireless communication and portable devices, this article presents an AES IP core with an acceptable trade-off between performance and area. By introducing composite fields Sboxes and researching optimization of MixColumn can reduce resources. The AES IP is designed based on Avalon bus. It is compatible with five modes including ECB, CBC, OFB, CFB, and CTR. 128,196,256 bits key are also supported. Meanwhile, it can be flexibly configured according to the specific circumstances. This design and implementation of the AES core has a certain value for the generalization the wireless communication terminal hardware platform.

Copyright

© 2015, the Authors. Published by Atlantis Press.

Open Access

This is an open access article distributed under the CC BY-NC license (http://creativecommons.org/licenses/by-nc/4.0/).

Download article (PDF)

TY  - CONF
AU  - X.C. Tao
AU  - D.L. Zhang
AU  - Y.K. Song
PY  - 2015/07
DA  - 2015/07
TI  - An Implementation of Configurable and Small- Area AES IP Core Oriented Avalon Bus
BT  - Proceedings of the 2015 International Conference on Artificial Intelligence and Industrial Engineering
PB  - Atlantis Press
SP  - 173
EP  - 176
SN  - 1951-6851
UR  - https://doi.org/10.2991/aiie-15.2015.49
DO  - 10.2991/aiie-15.2015.49
ID  - Tao2015/07
ER  -